AMENDMENTS TO THE CLAIMS

In accordance with 37 C.F.R. §1.121(c), please amend the claims as indicated in marked-up form below, where additions are underlined, deletions are struck through, and new claims are presented without markings.

1. (Currently Amended) A semiconducting device comprising:

a substrate:

a first die attached to the substrate, the first die including active circuitry on an upper

surface:

a spacer covering the active circuitry on the upper surface of the first die, the spacer

extending from a first side of the first die to an opposing second side of the first die and

extending near a third side of the first die and an opposing fourth side of the first die

such that the active circuitry is exposed near the third and fourth sides of the first die;

and

a second die stacked onto the spacer and the first die.

wherein the spacer includes at least one section that extends to the third side of the first

die such that the active circuitry is only partially exposed near the third side of the first

die.

2. (Original) The semiconducting device of claim 1, wherein the active circuitry on the

upper surface of the first die includes a flash memory array.

3. (Original) The semiconducting device of claim 1, wherein the spacer is attached to

the upper surface of the first die using an adhesive.

Docket No.: P18822 3

Application No.: 10/815.966

Utility Patent Application

4. (Canceled)

5, (Currently Amended) The semiconducting device of elaim 4 claim 1, wherein the

spacer includes at least one section that extends to the fourth side of the first die such

that the active circuitry is only partially exposed near the fourth side of the first die.

6. (Currently Amended) The semiconducting device of claim 1, wherein the spacer is

about 1mm 1 mm away from the third and fourth sides of the first die.

7. (Original) The semiconducting device of claim 1, wherein the spacer is formed of

silicon.

8. (Original) The semiconducting device of claim 1, further comprising at least one

additional die stacked onto the first die, the spacer and the second die.

Docket No.: P18822 Application No.: 10/815,966 9. (Original) The semiconducting device of claim 1, further comprising at least one

additional die mounted on the substrate, the first die being stacked onto the at least one

additional die.

10. (Original) The semiconducting device of claim 1, wherein the second die is attached

to the spacer using an adhesive.

11. (Original) The semiconducting device of claim 1, further comprising wires bonded to

pads that are part of the exposed active circuitry near the third and fourth sides of the

first die.

12-21. (Canceled)

22. (Currently Amended) An electronic system comprising:

a buss:

a memory coupled to the buss; and

a semiconducting device that is electrically connected to the buss, the semiconducting

device including a substrate and a flash memory that is attached to the substrate, the

flash memory including active circuitry on an upper surface, the semiconducting device

further including a spacer covering the active circuitry on the upper surface of the flash

memory and a die that is stacked onto the spacer and the flash memory, the spacer

extending from a first side of the flash memory to an opposing second side of the flash

Application No.: 10/815.966

Docket No.: P18822 5 Utility Patent Application

memory and wherein the spacer includes at least one section that extends to the third

side of the flash memory such that the active circuitry is only partially exposed near the

third side of the flash memory, the spacer further extending near a third side of the flash

memory and an opposing fourth side of the flash memory such that the active circuitry

is exposed near the third and fourth sides side of the flash memory.

23. (Canceled)

24. (Currently Amended) The electronic system of elaim 23 claim 22, wherein the spacer

includes at least one section that extends to the fourth side of the flash memory such

that the active circuitry is only partially exposed near the fourth side of the flash

memory.

25. (Original) The electronic system of claim 22, further comprising a voltage source

electrically coupled to the semiconducting device.

26. (Original) The electronic system of claim 22, further comprising wires bonded to

pads that are part of the exposed active circuitry near the third and fourth sides of the

6

flash memory, the wires being electrically coupled to the substrate.

Docket No.: P18822 Application No.: 10/815.966